

FIGURE 2

| Clock | 1 0 | 1 0  | 0 |
|-------|-----|------|---|
|       |     | -    | 0 |
|       |     | Data |   |

Logic Diagram resulting from And gate

Two output states

## FIGURE 3

| !     | -1       | -    | 0 |
|-------|----------|------|---|
| Clock | <b>—</b> | -    | 0 |
| Clo   |          | -    | 0 |
| ;     |          | Data |   |

Logic diagram resulting from mixer

Three aufant states

Reduce to two states by adding original data stream

• Two output levels

Effects NRZ to RZ conversion

|                   |    | Ç)   | 0 0 |
|-------------------|----|--|-----|
|                   |    | Data 1   |     |
| ******            |    | <b>t</b> 2   | 0   |
| 54 4 5 par - 120p |    | (7)<br>(2)<br>(2)  |     |
|                   | -1 |  | 0 0 |
|                   | -  | ₹-   | 0   |
| Clock             | •  | Υ-   | 0   |
|                   |    | 100<br>100<br>100<br>100<br>100<br>100<br>100<br>100<br>100<br>100 | 0   |

FIGURE 4